e connect to the two recent IEEE Signal Processing Magazine special issues on digital signal processing (DSP) on multicore processors (November 2009 and March 2010) [1] and address an issue that was not addressed in the articles there, which we believe has important consequences for DSP algorithm design in the future. The basic observation that we start out with is that in DSP algorithm design, there is very often a tradeoff between the computational effort spent (in terms of the number of operations) and the quality/accuracy of the algorithm output. Think, for example, of an iterative decoder that delivers more and more accurate decisions the more iterations it performs. This means that one can find the "optimal" number of operations to perform, for a given quality target. In the context of parallel (multicore) hardware architectures this becomes especially interesting, because emerging component technology makes it possible to operate different cores on the same chip at different speeds, and to adapt these speeds in real time. When a core runs at a lower speed it is possible to reduce its power supply voltage, drastically reducing the power consumption. If an algorithm consists of many independent components that can be run in parallel, then the quality of the overall result will depend on the quality of the partial results delivered by each component. As a consequence, the challenge of writing algorithms for parallel architectures becomes not only the "classical" one of parallelizing algorithms, but also that of selecting appropriate speed (voltage) parameters for the cores involved, so that the overall energy consumption is minimized subject to a constraint on the quality of the overall result.
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Herein we discuss the problems that emerge when optimizing algorithms for circuits that support the operation of several parallel cores that operate at different speeds. The understanding, formulation, and solution of these optimization problems require a cross-disciplinary approach that models the interplay between circuits, computer architecture, signal processing, and optimization. While allocation of computational and transmission resources for the purpose of saving energy is an established research topic in other fields (sensor network lifetime maximization being a notable example), there appears to be relatively little open literature on the type of problems that we discuss here. Taken together, we believe that the challenges we pose are important and that the signal processing algorithm design community is well positioned to tackle them.
DYNAMIC VOLTAGE AND FREQUENCY SCALING IN DIGITAL HARDWARE
Energy consumption in digital electronics is a major limiting factor in portable devices where batteries are used to supply power. It is also becoming a problem in general purpose computing [2] . Fundamentally, the energy consumed by a circuit grows with the amount of computation performed and at fixed speed, the energy consumed is proportional to the number of operations carried out. In CMOS electronics, the gate delay of a circuit, and, hence the clock frequency it runs at, can be varied within some limits by adjusting the power supply voltage.
This practice is called voltage and frequency scaling. The higher the supply voltage V is, the faster the circuit runs. Since each operation essentially amounts to charging and discharging a capacitor, the dynamic energy consumed per operation is related to V via
Taken together, this means that the faster the circuit runs, the more energy it requires per operation. If the voltage and frequency can be adjusted at run time, then one speaks of "dynamic" voltage and frequency scaling (DVFS). DVFS is used in microprocessors to adjust the power supply voltage based on various factors. For example, the processor speed is dynamically adjusted depending on the instantaneous computational load (using, e.g., Intel SpeedStep, TransMeta Crusoe, AMD PowerNow!, or Texas Instruments SmartReflex technology) or to control the processor temperature. State-of-the-art technology today can estimate the computational requirements in advance and adjust the power supply voltage and clock frequency accordingly.
To understand the energy saving benefits of DVFS we need a simple model for the dynamic circuit energy consumption. Throughout this discussion, we intentionally neglect static energy consumption (i.e., power drawn when idle) due to leakage effects and other losses. Consider the completion of a task consisting of C operations, which must be finished within a fixed time of t seconds, and suppose that V is chosen so that the processing finishes just on time. The speed with which the circuit can be operated, and therefore the energy required per W operation, is a highly nonlinear function of V, and it depends on the specific technology used and on the regime in which the circuit is operated [3] . Commonly, as a first-order approximation, the energy required per operation E per op is modeled as a quadratic function of the circuit operating speed [4] , [5] . This means that for fixed t, E per op is a quadratic function of C:
A more accurate modeling of E per op , such as those in [5] , [6] , will change the precise form of the equations used later in this article, but it does not change the basic implications of our discussion. We will use (2) to illustrate the key concepts. Note that (2) means that the total energy consumed by the C operations is
and that the power consumed by the circuit is
An important insight when designing algorithms for circuitry that supports DVFS is that when there is a hard deadline at which the result must be available, then it is always better to run the circuit slower and finish just on time than to run it fast and finish early so that it must spend time idling. The following calculation shows this quantitatively, and Figure  1 illustrates it pictorially. Consider again the task above comprising C operations.
Suppose that the quality of the result may be compromised so that only C 2 D C operations are needed. If the circuit is run slowly in order to finish in time after t seconds, then the energy required is
By contrast, if the circuit is run at nominal speed, it will finish at time
hence requiring an energy of
Clearly,
so running at full speed and finishing early costs more energy than running slowly and finishing on time. This is similar to driving a car: the amount of fuel consumed per mile increases with the speed of driving.
MASSIVELY PARALLEL COMPUTING
Parallelization of digital computing hardware is a major R&D trend today [1] . There are two drivers behind this. The first, and most obvious one, is that the computational demands of some applications have increased so rapidly recently that single-core architectures are not capable of handling the amount of computation needed. The second reason for parallelization is related to energy consumption. Hardware architectures that perform many operations slowly in parallel are more power-efficient than architectures that perform a single operation very fast. To understand why this is so, consider again the above task comprising C operations, and suppose that the computation is broken down into N parallel and equally large parts. Then each parallel circuit needs to perform C/N operations within the time t, and hence it can be fed with a lower voltage V than supplied to the original circuit. The total amount of energy consumed by the N parallel parts is
which is N 2 times less than (3). Of course, this is an overoptimistic conclusion for two reasons. First, more accurate models than (2) may result in a different value of E parallel , even though (4) is always less than (2). Second, if N is large the static power consumption from leakage and the power from overhead in the circuit will be significant [4] - [6] . Moreover, the cores may then no longer operate in the super-threshold regime and the delay equations will drastically change [3] .
PER-CORE DVFS PARALLEL HARDWARE
DVFS for parallel hardware has been an active research topic during the last few years [5] - [7] . Much of this work has focused on multicore general purpose processors, mainly motivated by energy saving considerations [2] . Today, the speed/voltage of all cores are typically adjusted simultaneously. This way the voltage regulators can be located off chip. The power supply voltage to the core for DVFS-enabled systems is either provided by selecting one of several available voltages through a switch (transistor) or by changing the voltage provided by the voltage regulator. The switch approach is only feasible for a few voltages and for rather small systems, as the power consumption for the switch transistor will be significant for larger currents.
There are basically two types of voltage regulators: linear regulators and switched regulators [8] . Linear regulators roughly work by dividing the voltage range, as for two resistors in a series. This provides a simple implementation, but if the ratio of the output voltage and input voltage is small then the efficiency is low. Switched regulators have an efficiency that is more or less independent of the voltage ratio. However, they often rely on large inductors which are hard to integrate on a chip for large currents. Off-chip switched regulators typically operate at low switching frequencies 1 , 5 MHz 2 , so that the time to change the voltage is in the order of microseconds.
Recently, there have been several examples of on-chip switched voltage regulators. These operate at a significantly higher switching frequency (in the order of hundreds of MHz) and can change voltage in tens of nanoseconds. They rely on on-chip capacitors, while the inductors are bounded directly to the chip. This makes it possible to provide different voltages to different cores. It has been shown that the faster the voltage adjustment can be done, the more power can be saved [9] .
Multicore technology that offers individual DVFS for each core, is referred to as per-core DVFS here (PC-DVFS). PC-DVFS circuits with a small number of cores are just becoming available offthe-shelf, and prototypes of PC-DVFS chips with a large number of cores have been fabricated [10] .
SIGNAL PROCESSING ON PER-CORE DVFS ENABLED PARALLEL HARDWARE
We will illustrate next that the design and optimization of parallel algorithms for hardware that supports PC-DVFS requires a fundamental change in the way of thinking as compared to algorithm design for classical computing architectures. As before, the main motivation is applications where there is an explicit tradeoff between the amount of computation performed and the accuracy/quality of the result obtained after a fixed time (t). Specific application examples will be discussed in the next section.
Consider a signal processing algorithm which is composed of N independent, but not necessarily equally large, parts. Each part performs C n operations, where C 1 1 c 1 C N 5 C. Hence the algorithm can be either run serially on one computational core, or in parallel on N cores. In a parallel implementation, each computational core may be supplied with a different voltage V n , adjusted to match C n . The accuracy of the final result depends (in a nontrivial way) on the amount of work done in all N parts of the algorithm, so that it is meaningful to look for the choice of 5C n 6 that minimizes the total energy consumption subject to a constraint on the algorithm output accuracy.
With a single-core architecture, the N parts of the computation are performed sequentially. Once the nth part has finished, the processor starts with the 1n 1 1 2 st. The total energy consumed is E serial~1 g (5) subject to a constraint on the accuracy of the algorithm output. By way of contrast, with N parallel PC-DVFS enabled cores, the energy consumed by the nth core is ~C n 3 and the total energy consumed is E parallel~g
So what is of interest here is to solve a different problem:
subject to a constraint on algorithm accuracy. As before, more accurate modeling of the tradeoff between speed and energy consumption in (2) would result in the cubic relation f 1 # 2 5 1 # 2 3 in (5)-(6) being replaced with another function f 1 # 2. However, this function will be convex and lie below the straight line f1x 2 5 x, and hence problems (5) and (6) will be fundamentally different. Of course, selecting C n 5 0 is fully possible, which corresponds to the special case of idling the nth core.
Harvesting the gains offered by PC-DVFS in practice requires appropriate hardware architectures and algorithms that can efficiently utilize this hardware. In the basic setting, we envision architectures consisting of a large number of computational cores, where each core is run at the appropriate speed and this speed is determined by a parameter before the computation begins, as a function of factors that are known at that time. More generally, we envision architectures where the speed of each core is determined as a function of factors known before the algorithm starts, and as a function of the output of previous steps of the computation. Naturally, combinations of parallel and serial processing may be conceived of.
IMPLICATIONS ON APPLICATIONS

SIGNAL PROCESSING IN COMMUNICATION SYSTEMS WITH CODING AND INTERLEAVING
In communication systems, transmitted messages are typically protected by an error-correcting code that effectively adds redundancy. Very often, the encoded message M is segmented into bursts, say M k , which are transmitted using different radio resources. As a result, different bursts will be subject to different channel conditions and will be received with different signal-to-noise ratios, say SNR k . The spreading of M over time and frequency is a useful practice because if the channel changes sufficiently much between the transmissions of the different M k , then diversity against the channel fading is gained.
We are interested in the situation where different amounts of signal processing are required for each burst M k at the receiver. In particular, we are interested in the case where the amount of processing per M k can be adaptively chosen, as a function of SNR k , for example. The constraints when making this choice consist of a total budget of energy that can be spent for the entire code word, and an overall quality target in terms of packet error rate after the decoding of M. (The latter translates directly into quality of service in applications.) This problem can be modeled mathematically. By solving problems of the forms (5)- (6), one can find the optimal amount of operations C k (and hence the optimal supply voltage V k ) to spend on the processing of each burst M k . This principle is illustrated in Figure 2 . Clearly, for the reasons discussed in the section "Signal Processing on Per-Core DVFS Enabled Parallel Hardware," the optimal solution depends on the specific type of hardware architecture used.
Since coding and interleaving over time and frequency is a common practice, the type of problem outlined here occurs in many applications. For example, with orthogonal frequency division multiplexing (OFDM) technology, used in 4G (3GPP-LTE) mobile broadband systems for example, an encoded message M is segmented into parts M k that are sent on different frequency subcarriers. When OFDM is combined with multiple-antenna (MIMO) technology, each M k will propagate over a different matrix-valued channel. At the receiver, a MIMO detector must then be run for each subcarrier [11] . Since the propagation characteristics depend on frequency, some of the subcarriers will require heavier computation than others to achieve a given quality of the final result. MIMO detection is an excellent example of a situation where the accuracy of the algorithm output stands in proportion to the amount of computation that the algorithm is allowed to perform. Different detector algorithms have very different computational complexity and differ vastly in how often they find the correct result. It is therefore not surprising that substantial performance gains can be achieved by adaptively allocating computational resources over the subcarriers, subject to a constraint on the total complexity [12] . A similar problem of separating signal mixtures that result from crosstalk occurs in DSL systems.
ITERATIVE DECODING OF ERROR-CORRECTING CODES
The problem of recovering a transmitted message from a noisy received version of the coded signal is called decoding, and in terms of computational complexity, this is a major task in communication receivers. Decoding algorithms for conventional codes (convolutional codes, for example), are deterministic in the sense that they perform a given fixed number of operations and then terminate. Stateof-the-art codes such as low-density parity check (LDPC) and turbo codes, by contrast, work in an iterative fashion where the number of iterations required to converge is random and depends on factors such as the signal to noise ratio. Sometimes, the decoder may not converge at all. This opens up several possibilities. One is to estimate the number of iterations required before the decoder begins, and adapt the circuit speed accordingly [13] . Another more sophisticated strategy is to look at the partial result after each iteration, and based on this make decisions on if and how to proceed with further iterations, and at what speed (conceptually illustrated in Figure 3 ) [14] . [FIG2] Communication system with coding and interleaving across multiple bursts that propagate through independent channels. The receiver is PC-DVFS enabled and sets the operating parameters for each computational core individually.
FREQUENCY-SELECTIVE DIGITAL FILTERS
The approximation error of frequencyselective digital filters is proportional to the filter order and hence to the number of arithmetic operations required. While the actual number of arithmetic operations required depends on the filter structure, the increase of arithmetic complexity with decreasing approximation error is general. In the context of our discussion, it is possible to adapt the filter length to the currently targeted approximation error [15] . For example, in a channel-selection filter in a communication receiver, the interference attenuation (which increases with increasing filter complexity) can be adapted both to the actual interfering signals and to the actual SNR of the received signal. This scenario also introduces the additional problem of either designing the filters online, using a set of previously designed filters, or using a filtering algorithm whose complexity can be dynamically set as a function of the tolerated approximation error.
CONCLUSIONS: CHALLENGES FOR THE DSP COMMUNITY IN THE NEXT DECADE
We have seen that PC-DVFS technology may fundamentally change the way of thinking when designing and optimizing algorithms. This leads to several new, interesting, and challenging questions that should stimulate innovation within the DSP community. We summarize a few of them as follows: ■ The design of signal processing algorithms needs to consider the capabilities of state-of-the-art hardware technology and of hardware that will become available off the shelf in a decade or two. In particular, accurate models for circuit power/energy consumption must be found, which have an analytical form that yields tractable optimization problems. Ideally, these models should include transition overheads and leakage power consumption. This requires careful consideration of several intertwined issues. For example, the leakage power can be optimized by adjusting the threshold voltage, using a technique analogous to DVFS called adaptive body biasing [7] . Some models for different scenarios are given in [5] , [6] . ■ Models for algorithm output accuracy. Formulation of problems like (5)-(6) requires that one can quantify "accuracy" of an algorithm result or partial result in a more precise manner. This is a nontrivial task and goes well beyond that of current practice of quantifying the bit error rate (BER) or frame error rate (FER). For example, if the processing consists of signal detection or decoding, one needs measures of accuracy that quantify the chances that later steps of the processing will succeed. This may involve approximations of standard (but difficult to evaluate) measures such as mutual information. In an iterative decoding application, one would need to predict "how far from convergence" that the decoder after a given iteration. For a frequency-selective digital filter, the attenuation can be adapted to the signal conditions. Of course, obtaining these accuracy measures themselves must not be too computationally demanding, rel ative to the actual processing. ■ Real-time aspects. Is it better to have i) several computational cores that are designed to run at different speed and switch between them, or to have ii) several identical computational cores and select their operating parameters (speed/voltage) dynamically? To answer this we need precise models, both for the hardware and for the communication system. If the number of parallel units K is very large, then the number of computational cores that should be operated with a specific set of parameters will be nearly constant, so that it is sufficient to have a number of cores designed for fixed parameters and switch between them. ■ The computational resource optimization problems of the type outlined in (5)- (6) are combinatorial in nature. Care must be taken so that the cost of solving them does not outweigh the benefit obtained by the optimal allocation of computational resources. 
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